集成電路設計中心 企業 曙海集團嵌入式 就業培訓基地長期班 就業培訓基地長期班

客戶常見疑問解答 手機閱讀模式
嵌入式培訓
嵌入式Linux就業班馬上開課了 詳情點擊這兒

免費報名電話薪水倍增計劃
上海:021-51875830
北京:010-51292078
深圳:4008699035
武漢:027-50767718
成都:4008699035
南京:4008699035
廣州:4008699035
西安:029-86699670
石家莊:4008699035
免費報名電話
曙海研發與生產請參見網址:
www.shanghai66.cn 招賢納士
全英文授課課程(Training in English)
   
  首 頁  培訓新動態  課程介紹   培訓報名  企業培訓  付款方式   講師介紹   學員評價  關于我們  聯系我們  承接項目 開發板商城  就業
嵌入式協處理器--FPGA
FPGA項目實戰系列課程----
嵌入式OS--4G手機操作系統
嵌入式協處理器--DSP
手機/網絡/動漫游戲開發
嵌入式OS-Linux
嵌入式CPU--ARM
嵌入式OS--WinCE
單片機培訓
嵌入式硬件設計
Altium Designer Layout高速硬件設計
嵌入式OS--VxWorks
PowerPC嵌入式系統/編譯器優化
PLC編程/變頻器/數控/人機界面 
開發語言/數據庫/軟硬件測試
3G手機軟件測試、硬件測試
芯片設計/大規模集成電路VLSI
云計算、物聯網
開源操作系統Tiny OS開發
小型機系統管理
其他類
網頁在線聊天客服
南京網頁在線聊天客服
武漢網頁在線聊天客服
西安網頁在線聊天客服
廣州網頁在線聊天客服
點擊這里給我發消息  
QQ客服一
點擊這里給我發消息  
QQ客服二
點擊這里給我發消息
QQ客服三
公益培訓通知與資料下載
企業招聘與人才推薦(免費)

合作企業新人才需求公告

◆招人、應聘、人才合作,
請把需求發到officeoffice@126.com或
訪問曙海旗下網站---
電子人才網
www.morning-sea.com.cn
合作伙伴與授權機構
站點地圖
html5培訓 嵌入式Linux培訓長期課程列表實踐課程電機控制培訓電源設計培訓模擬IC培訓labview培訓芯片設計培訓SOC設計培訓SOC培訓集成電路培訓版圖設計培訓SOC設計培訓
現代化的多媒體教室
曙海招聘啟示
 
  Physical Design Implementation培訓課程
   班級規模及環境--熱線:4008699035 手機:15921673576/13918613812( 微信同號)
       堅持小班授課,為保證培訓效果,增加互動環節,每期人數限3到5人。
   上課時間和地點
上課地點:【上!浚和瑵髮W(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學成教院 【北京分部】:北京中山/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領館區1號(中和大道) 【沈陽分部】:沈陽理工大學/六宅臻品 【鄭州分部】:鄭州大學/錦華大廈 【石家莊分部】:河北科技大學/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協同大廈
近開課時間(周末班/連續班/晚班)
Design Implementation培訓課程:2022年5月16日.(歡迎您垂詢,視教育質量為生命!)
   實驗設備
     ☆資深工程師授課

        
        ☆注重質量
        ☆邊講邊練

        ☆合格學員免費推薦工作

        

        專注高端培訓17年,曙海提供的課程得到本行業的廣泛認可,學員的能力
        得到大家的認同,受到用人單位的廣泛贊譽。

        ★實驗設備請點擊這兒查看★
   新優惠
       ◆在讀學生憑學生證,可優惠500元。
   質量保障

        1、培訓過程中,如有部分內容理解不透或消化不好,可免費在以后培訓班中重聽;
        2、課程完成后,授課老師留給學員手機和Email,保障培訓效果,免費提供半年的技術支持。
        3、培訓合格學員可享受免費推薦就業機會。

  Physical Design Implementation培訓課程
培訓方式以講課和實驗穿插進行

課程描述:

第一階段 IC Compiler 1

Overview
The workshop is based on Synopsys? Lynx Compatible Reference Methodology (LCRM) flow:

  • The CMM Data Setup unit covers how to load the files and libraries required by IC Compiler, as well as setting up scenarios for multi-corner multi-mode (MCMM) analysis and optimization.
  • The Design Planning unit covers how to create a block-level floorplan, including macro placement and a power network, which results in acceptable routeability and timing throughout the flow.
  • The Placement unit focuses on optimizing the placement and logic for timing, congestion, leakage power, and scan-chain ordering.
  • The lock Tree Synthesis (CTS) unit covers controlling and building clock trees, optimizing clock power dissipation, and performing additional timing optimization.
  • The outing unit covers routing of the clock nets, followed by signal routing and optimization, including redundant via insertion, antenna fixing, and crosstalk reduction.
  • The Design for Manufacturability unit covers steps to improve yield and reliability, including wire spreading/widening, diode insertion, inserting filler cells, redundant via insertion, and signoff metal filling using IC Validator. The unit concludes by covering how to generate design data for final verification and validation, as well as converting the block into a hard macro for top-level integration.

Every lecture is accompanied by a comprehensive hands-on lab. Labs use the LCRM directory structure and scripts.

Objectives
At the end of this workshop you should be able to use IC Compiler to:
  • Use the GUI to analyze the layout during the various design phases
  • Perform and debug data setup to create an initial design cell which is ready for design planning and placement; This includes loading required files and libraries, creating a Milkyway design library, and applying common timing and optimization controls
  • Create scenarios for MCMM timing, leakage power, and CTS optimization
  • Create a non-hierarchical block-level floorplan for always-on single-voltage (non-UPF) designs that will be routable and will achieve timing closure
  • Perform standard cell placement and related optimizations to minimize timing violations, congestion, and leakage power; Insert spare cells
  • Analyze congestion maps and timing reports
  • Apply any required CTS constraints, targets, and controls
  • Perform pre-CTS power optimization to reduce clock tree power
  • Execute the recommend clock tree synthesis and optimization flow
  • Analyze clock tree and timing results post-CTS
  • Perform routing setup to control DRC fixing, delay calculation, redundant via insertion, antenna fixing, and crosstalk reduction
  • Route the clock nets
  • Route the signal nets and perform post-route optimization
  • Analyze and fix physical DRC and LVS violations
  • Perform functional ECOs
  • Perform design for manufacturability steps
  • Generate output files required for final validation/verification

Course Outline

Unit 1
  • Introduction
  • MCMM Data Setup
  • Design Planning
Unit 2
  • Design Planning (Lab continued)
  • Placement
  • Clock Tree Synthesis
Unit 3
  • Clock Tree Synthesis (Lab continued)
  • Routing
  • Design for Manufacturability
  • Customer Support

第二階段 IC Compiler 2: Hierarchical Design Planning

Overview
The workshop teaches floorplan preparation for large and complex integrated circuits. You will learn to partition a design into hierarchical sub-blocks for implementation in IC Compiler. All the floorplan, constraint, and timing information required for implementation is created.

We begin with an initialized floorplan (learned in the IC Compiler 1 workshop). Next, standard cell and macro placement, using plan groups, guide the development of a physical hierarchy. Manipulation of the physical hierarchy is discussed in detail.

We then demonstrate a number of methods for improving the quality of the floorplan including: power network synthesis, in-place optimization, and budgeting. Finally, we create soft macro blocks suitable for place and route processing.

Hands-on labs for all course units use a hierarchical design allowing exploration of all aspects of virtual flat floorplanning.

Objectives
At the end of this workshop the student should be able to:
  • Describe the IC Compiler Design Planning Virtual Flat Placement flow
  • Manipulate the hierarchy and create plan groups using the Hierarchy Browser
  • Perform Power Planning using IC Compiler's Power Network analysis and synthesis capabilities
  • Describe the IC Compiler Design Planning Virtual Flat Placement flow
  • Manipulate the hierarchy and create plan groups using the Hierarchy Browser
  • Perform power planning using IC Compiler's power network analysis and synthesis capabilities
  • Execute virtual flat placement and refine the plan groups
  • Perform in-place optimization
  • Perform plan-group-aware routing (PGAR) pin assignment on all blocks
  • Perform design budgeting and generate block-level SDC files
  • Generate ILM models for chip-level timing analysis and budgeting
  • Define and develop effective time budgeting for place & route in IC Compiler

Course Outline

 
  • Introduction & Overview
  • Partition Top Level into Plan Groups
  • Create Block Macros and Integrate Top
 
版權所有:上海曙海信息網絡科技有限公司 copyright 2000-2016
 
上?偛颗嘤柣

地址:上海市云屏路1399號26#新城金郡商務樓310。
(地鐵11號線白銀路站2號出口旁,云屏路和白銀路交叉口)
郵編:201821
熱線:021-51875830 32300767
傳真:021-32300767
業務手機:15921673576
E-mail:officeoffice@126.com
客服QQ: 849322415

重慶培訓基地
地址:重慶市南岸區南坪西路17號福天大廈4層
熱線:4008699035
郵編:400060

大連培訓基地
地址:大連市中山區中山路136號希望大廈5層
熱線:4008699035
北京培訓基地

地址:北京市昌平區沙河南街11號312室
(地鐵昌平線沙河站B出口) 郵編:102200 行走路線:請點擊這查看!
熱線:010-51292078
傳真:010-51292078
業務手機:15701686205
E-mail:qianru@51qianru.cn
客服QQ:1243285887

青島培訓基地
地址:島市市南區延吉路111號青島賽納商務中心2層
熱線:4008699035

寧波培訓基地
地址:寧波市北侖區靈江路378號侖江大廈7層
熱線:4008699035
深圳培訓基地

地址:深圳市環觀中路28號82#201室
熱線:4008699035
傳真:4008699035
業務手機:13699831341

郵編:518001
信箱:qianru2@51qianru.cn
客服QQ:2472106501
南京培訓基地

地址:江蘇省南京市棲霞區和燕路251號金港大廈B座2201室
(地鐵一號線邁皋橋站1號出口旁,近南京火車站)
熱線:4008699035
傳真:4008699035
郵編:210046
信箱:qianru3@51qianru.cn
客服QQ:1325341129
福州培訓基地
地址:福州市晉安區長樂北路116號立洲大廈2層
熱線:4008699035

濟南培訓基地
地址:濟南市歷城區華信路2號歷城金融大廈9層
熱線:4008699035

杭州培訓基地
地址:杭州市上城區解放路138號航天通信大廈3層
熱線:4008699035
蘇州培訓基地
地址:蘇州市姑蘇區養育巷151號蘇州商務大廈6層
熱線:4008699035
 
成都培訓基地

地址:四川省成都市高新區中和大道一段99號領館區1號1-3-2903 郵編:610031
熱線:4008699035 業務手機:13540421960
客服QQ:1325341129 E-mail:qianru4@51qianru.cn
武漢培訓基地

地址:湖北省武漢市東湖高新技術開發區高新二路128號 佳源大廈一期A4-1-701 郵編:430022
熱線:4008699035
客服QQ:849322415
E-mail:qianru5@51qianru.cn
廣州培訓基地

地址:廣州市越秀區環市東路486號廣糧大廈1202室

熱線:4008699035
傳真:4008699035

郵編:510075
信箱:qianru6@51qianru.cn
西安培訓基地

地址:西安市南二環東段31號云峰大廈1503室

熱線:029-86699670
業務手機:18392016509
傳真:029-86699670
郵編:710054
信箱:qianru7@51qianru.cn

雙休日、節假日及晚上可致電值班電話:021-51875830 值班手機:15921673576/13918613812


備案號:滬ICP備08026168號

.(2014年7月11)........................................................................................
在線客服
日韩无码毛片