集成電路設計中心 企業 曙海集團嵌入式 就業培訓基地長期班 就業培訓基地長期班

客戶常見疑問解答 手機閱讀模式
嵌入式培訓
嵌入式Linux就業班馬上開課了 詳情點擊這兒

免費報名電話薪水倍增計劃
上海:021-51875830
北京:010-51292078
深圳:4008699035
武漢:027-50767718
成都:4008699035
南京:4008699035
廣州:4008699035
西安:029-86699670
石家莊:4008699035
免費報名電話
曙海研發與生產請參見網址:
www.shanghai66.cn 招賢納士
全英文授課課程(Training in English)
   
  首 頁  培訓新動態  課程介紹   培訓報名  企業培訓  付款方式   講師介紹   學員評價  關于我們  聯系我們  承接項目 開發板商城  就業
嵌入式協處理器--FPGA
FPGA項目實戰系列課程----
嵌入式OS--4G手機操作系統
嵌入式協處理器--DSP
手機/網絡/動漫游戲開發
嵌入式OS-Linux
嵌入式CPU--ARM
嵌入式OS--WinCE
單片機培訓
嵌入式硬件設計
Altium Designer Layout高速硬件設計
嵌入式OS--VxWorks
PowerPC嵌入式系統/編譯器優化
PLC編程/變頻器/數控/人機界面 
開發語言/數據庫/軟硬件測試
3G手機軟件測試、硬件測試
芯片設計/大規模集成電路VLSI
云計算、物聯網
開源操作系統Tiny OS開發
小型機系統管理
其他類
網頁在線聊天客服
南京網頁在線聊天客服
武漢網頁在線聊天客服
西安網頁在線聊天客服
廣州網頁在線聊天客服
點擊這里給我發消息  
QQ客服一
點擊這里給我發消息  
QQ客服二
點擊這里給我發消息
QQ客服三
公益培訓通知與資料下載
企業招聘與人才推薦(免費)

合作企業新人才需求公告

◆招人、應聘、人才合作,
請把需求發到officeoffice@126.com或
訪問曙海旗下網站---
電子人才網
www.morning-sea.com.cn
合作伙伴與授權機構
站點地圖
html5培訓 嵌入式Linux培訓長期課程列表實踐課程電機控制培訓電源設計培訓模擬IC培訓labview培訓芯片設計培訓SOC設計培訓SOC培訓集成電路培訓版圖設計培訓SOC設計培訓
現代化的多媒體教室
曙海招聘啟示
 
  Design Sign-Off培訓
   班級規模及環境--熱線:4008699035 手機:15921673576/13918613812( 微信同號)
       堅持小班授課,為保證培訓效果,增加互動環節,每期人數限3到5人。
   上課時間和地點
上課地點:【上!浚和瑵髮W(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學成教院 【北京分部】:北京中山/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領館區1號(中和大道) 【沈陽分部】:沈陽理工大學/六宅臻品 【鄭州分部】:鄭州大學/錦華大廈 【石家莊分部】:河北科技大學/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協同大廈
近開課時間(周末班/連續班/晚班)
Design Sign-Off培訓:2022年5月16日.(歡迎您垂詢,視教育質量為生命!)
   實驗設備
     ☆資深工程師授課

        
        ☆注重質量
        ☆邊講邊練

        ☆合格學員免費推薦工作

        

        專注高端培訓17年,曙海提供的課程得到本行業的廣泛認可,學員的能力
        得到大家的認同,受到用人單位的廣泛贊譽。

        ★實驗設備請點擊這兒查看★
   新優惠
       ◆在讀學生憑學生證,可優惠500元。
   質量保障

        1、培訓過程中,如有部分內容理解不透或消化不好,可免費在以后培訓班中重聽;
        2、課程完成后,授課老師留給學員手機和Email,保障培訓效果,免費提供半年的技術支持。
        3、培訓合格學員可享受免費推薦就業機會。

  Design Sign-Off培訓
培訓方式以講課和實驗穿插進行

課程描述:

第一階段 PrimeTime PX: Signoff Power Analysis

Overview
In this class, you will extend PrimeTime's signoff static timing analysis capability to accurately analyze peak power, average power, clock network power, and multi-voltage power.

A job aid will guide you through the setup requirements and command flow to perform an appropriate power analysis type (average vs. peak; instantaneous peak vs. cycle-accurate peak).

Skills learned include:

  • determining possible analysis methods, based on the available data and the application needs
  • applying a methodology to confirm that the power analysis performed was complete and correct
  • applying debugging technique(s) if necessary
  • generating and interpreting all of the standard PrimeTime PX reports for switching activity peak power, average power, clock network power, and multi-voltage power analyses
  • generating and viewing peak-power waveforms

To analyze power on multi-voltage designs, you will be using the unified power format (IEEE 1801 UPF) based flow.

Objectives
At the end of this workshop the student should be able to:
  • Read the required timing and power data; verify their completeness
  • Perform peak and average power analysis in the GUI and shell interface
  • Perform SDC clock-frequency-based power scaling in VCD/SAIF average power flow
  • Generate VCD and SAIF switching activity files by simulating RTL and gate-level designs
  • Distinguish between event-based and cycle-accurate peak power (CAPP) analysis
  • Dump and view peak power waveforms
  • Perform conditional peak power analysis
  • Determine quality of analyses from switching activity and power reports
  • Estimate pre-layout clock-tree power
  • Annotate clock-network power
  • Determine power savings due to clock gating
  • Specify PVT corner and libraries for multi -voltage power analysis
  • Interpret UPF power intent of a multi voltage design
  • Perform UPF-flow-based multi-voltage power analysis
  • Perform concurrent multi-rail power analysis using UPF

Course Outline

  • Introduction to Power Analysis
  • Average Power Analysis
  • Peak Power Analysis
  • Clock Network Power Analysis
  • Multivoltage Power Analysi

第二階段 PrimeTime 1

Overview
In this workshop you will learn to perform Static Timing Analysis (STA) using PrimeTime by executing the appropriate high-level summary reports to initiate your analysis, customizing and interpreting detailed timing reports for debugging, and exploring and analyzing the clocks that dictate STA results.

You will also learn to maximize your productivity by validating inherited scripts for your design, by creating scripts using a Synopsys-recommended methodology, by identifying opportunities to improve run time, and by customizing your environment for ease of running and debugging.

The workshop includes comprehensive hands-on labs, which provide an opportunity to apply key concepts covered during the lectures.

Objectives
At the end of this workshop the student should be able to:
  • Generate summary reports of the design violations organized by clock, by slack, by timing check, or by where they occur: on boundary paths or register-to-register paths.
  • Interpret violation details, both for netlist and for constraints, in a timing report for setup and hold, recovery and removal, and clock-gating setup and hold
  • Generate timing reports for specific paths and with specific details
  • Validate, confirm, debug, enhance, and execute a PrimeTime run script
  • Create a PrimeTime run script based on seed scripts from the RMgen (Reference Methodology Generator) utility
  • Identify opportunities to improve run time
  • Create a saved session and subsequently restore the saved session
  • Identify the clocks, where they are defined, and which ones interact, on an unfamiliar design
  • Reduce pessimism using path-based analysis

Course Outline

Unit 1
  • Does your Design Meet Timing?
  • Objects, Attributes, Collections
  • Constraints in a Timing Report
  • Timing Arcs in a Timing Report
  • Control which Paths are Reported
Unit 2
  • Summary Reports
  • Validate & Enhance PrimeTime Session
  • Analysis Types and Back Annotation
  • Getting to Know Your Clocks
Unit 3
  • Additional Checks and Constraints
  • Path-Based Analysis
  • Conclusion and Intersecting Technolog



第三階段 PrimeTime 2: Debugging Constraints

Overview
This workshop addresses the most time-consuming part of static timing analysis: debugging constraints. The workshop provides a method to identify potential timing problems, identify the cause, and determine the effects of these problems. Armed with this information, students will now be able to confirm that constraints are correct or, if incorrect, will have sufficient information to correct the problem.

Incorrect STA constraints must be identified because they obscure real timing violations and can cause two problems: either the real violations are missed and not reported or violations are reported that are not real, making it difficult to find the real violations hidden among them.

Objectives
At the end of this workshop the student should be able to:
  • Pinpoint the cause and determine the effects of check_timing and report_analysis_coverage warnings
  • Execute seven PrimeTime commands and two custom procedures to trace from the warning to the cause and explore objects in that path
  • Systematically debug scripts to eliminate obvious problems using PrimeTime
  • Independently and fully utilize check_timing and report_analysis_coverage to flag remaining constraint problems
  • Identify key pieces of a timing report for debugging final constraint problems

Course Outline

  • Finding Problems
  • Tools of the Trade
  • Applying Tools of the Trade to Common Scenarios
  • A Recommended Debugging Flow
  • Debugging Clocks
  • Conclusion

第四階段 PrimeTime SI: Crosstalk Delay and Noise

Overview
In this class, you will learn the basic concepts of crosstalk, their effects on timing and noise, how PrimeTime SI can be used to identify these effects, and how PrimeTime SI can be used to perform hat-if analysis to guide the place and route tools in the fixing of violations. You will apply the PrimeTime SI flow and methodology for chip-level crosstalk analysis. The labs will demonstrate the use of PrimeTime SI to analyze crosstalk failures on an actual design.

Best practice methodologies will give you the insights to drive the PrimeTime SI tool at its optimum performance and to generate quality results.

Hands-on labs follow each training module, allowing you to apply the skills learned in lecture.

Objectives
At the end of this workshop the student should be able to:
  • Run PTSI for crosstalk delay and noise analysis
  • Use the key reports in the shell and GUI to identify violations due to crosstalk, and to guide timing closure
  • Define clock relationships for improved timing accuracy
  • Apply useful commands to catch and report incomplete inputs to PTSI
  • More finely control PTSI and your fixing tool using the following techniques
    • Manually control delta delay and noise calculations for specific nets
    • Apply path-based analysis
    • Apply what-if analysis, both automatically and manually

Course Outline

 
  • Run PrimeTime SI: Crosstalk Delay
  • Completing your Inputs for PTSI
  • Run PrimeTime SI: Crosstalk Noise
  • Improving Accuracy
  • ECO Flows

第五階段 TetraMAX

Overview
In this three-day workshop, you will learn how use TetraMAX? to perform the following tasks:

  • Generate test patterns for stuck-at faults given a scan gate-level design created by DFT Compiler or other tools
  • Describe the test protocol and test pattern timing using STIL
  • Debug DRC and stuck-at fault coverage problems using the Graphical Schematic Viewer
  • Troubleshoot fault coverage problems
  • Save and validate test patterns
  • Troubleshoot simulation failures
  • Diagnose failures on the ATE

This workshop also includes an overview of the fundamentals of manufacturing test, such as:

  • What is manufacturing test?
  • Why perform manufacturing test?
  • What is a stuck-at fault?
  • What is a scan chain?
An overview of the Adaptive Scan and Power-Aware APTG features in TetraMAX? will also be presented.
Objectives
At the end of this workshop the student should be able to:
  • Incorporate TetraMAX? ATPG in a design and test methodology that produces desired fault coverage, ATPG vector count and ATPG run-time for a full-scan or almost full-scan design
  • Create a STIL Test Protocol File for a design by using Quick STIL menus or commands, DFT Compiler, or from scratch
  • Use the Graphical Schematic Viewer to analyze and debug warning messages from Design Rule Check or fault coverage problems after ATPG
  • Describe when and how to use at least three options to increase test coverage and/or decrease the number of required test patterns
  • Save test patterns in a proper format for simulation and transfer to an ATE
  • Validate test patterns in simulation using MAX Testbench
  • Describe the difference between the Transition Delay and Path Delay fault models
  • Use timing exceptions with At-Speed testing to mask slow cells
  • Limit switching activity with Power-Aware ATPG
  • Perform Transition Delay testing including Slack-Based Transition Delay
  • Use On-Chip Clocking (OCC) to provide launch and capture clock pulse for At-Speed testing
  • Generate critical paths from PrimeTime for performing Path Delay testing
  • Use TetraMAX? diagnosis features to analyze failures on the ATE

Course Outline?
Unit 1

  • Introduction to ATPG Test
  • Building ATPG Models
  • Running DRC
  • Controlling ATPG

Unit 2
  • Minimizing ATPG Patterns
  • Pattern Validation
  • Introduction to At-Speed Testing
  • At-Speed Constraints
Unit 3
  • Transition Delay Testing
  • On-Chip Clocking Support
  • Path Delay Testing
  • Diagnosis
  • Conclusion
 
版權所有:上海曙海信息網絡科技有限公司 copyright 2000-2016
 
上?偛颗嘤柣

地址:上海市云屏路1399號26#新城金郡商務樓310。
(地鐵11號線白銀路站2號出口旁,云屏路和白銀路交叉口)
郵編:201821
熱線:021-51875830 32300767
傳真:021-32300767
業務手機:15921673576
E-mail:officeoffice@126.com
客服QQ: 849322415

重慶培訓基地
地址:重慶市南岸區南坪西路17號福天大廈4層
熱線:4008699035
郵編:400060

大連培訓基地
地址:大連市中山區中山路136號希望大廈5層
熱線:4008699035
北京培訓基地

地址:北京市昌平區沙河南街11號312室
(地鐵昌平線沙河站B出口) 郵編:102200 行走路線:請點擊這查看!
熱線:010-51292078
傳真:010-51292078
業務手機:15701686205
E-mail:qianru@51qianru.cn
客服QQ:1243285887

青島培訓基地
地址:島市市南區延吉路111號青島賽納商務中心2層
熱線:4008699035

寧波培訓基地
地址:寧波市北侖區靈江路378號侖江大廈7層
熱線:4008699035
深圳培訓基地

地址:深圳市環觀中路28號82#201室
熱線:4008699035
傳真:4008699035
業務手機:13699831341

郵編:518001
信箱:qianru2@51qianru.cn
客服QQ:2472106501
南京培訓基地

地址:江蘇省南京市棲霞區和燕路251號金港大廈B座2201室
(地鐵一號線邁皋橋站1號出口旁,近南京火車站)
熱線:4008699035
傳真:4008699035
郵編:210046
信箱:qianru3@51qianru.cn
客服QQ:1325341129
福州培訓基地
地址:福州市晉安區長樂北路116號立洲大廈2層
熱線:4008699035

濟南培訓基地
地址:濟南市歷城區華信路2號歷城金融大廈9層
熱線:4008699035

杭州培訓基地
地址:杭州市上城區解放路138號航天通信大廈3層
熱線:4008699035
蘇州培訓基地
地址:蘇州市姑蘇區養育巷151號蘇州商務大廈6層
熱線:4008699035
 
成都培訓基地

地址:四川省成都市高新區中和大道一段99號領館區1號1-3-2903 郵編:610031
熱線:4008699035 業務手機:13540421960
客服QQ:1325341129 E-mail:qianru4@51qianru.cn
武漢培訓基地

地址:湖北省武漢市東湖高新技術開發區高新二路128號 佳源大廈一期A4-1-701 郵編:430022
熱線:4008699035
客服QQ:849322415
E-mail:qianru5@51qianru.cn
廣州培訓基地

地址:廣州市越秀區環市東路486號廣糧大廈1202室

熱線:4008699035
傳真:4008699035

郵編:510075
信箱:qianru6@51qianru.cn
西安培訓基地

地址:西安市南二環東段31號云峰大廈1503室

熱線:029-86699670
業務手機:18392016509
傳真:029-86699670
郵編:710054
信箱:qianru7@51qianru.cn

雙休日、節假日及晚上可致電值班電話:021-51875830 值班手機:15921673576/13918613812


備案號:滬ICP備08026168號

.(2014年7月11)........................................................................................
在線客服
日韩无码毛片